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ABSTRACT 
This r e p o r t  descr ibes  the  r e m l t s  of the  development 
c o n t r a c t ,  NAS8-21164, f o r  an SSB/DSB a u x i l i a r y  time d iv i s ion  
mult iplexer  prototype and a de1n~lt ipfeX8r breadboard. This 
con t r ac t  w a s  performed f o r  t he  George C. Marshall Space F l igh t  
Center of the  National Aeronautics and Space Administration of 
Huntsvi l le ,  Alabama by Martin Marietta Corporation, Denver 
Division. 
i n t o  20 channels  and provides  a pseudo random sync code. The 
demultiplexer uses  the  pseudo random sync code t o  demultiplex 
any 3 channels  i n t o  the  o r i g i n a l  subchannels and provides  iden- 
t i f i c a t i o n  f o r  t he  time each subchannel i s  ac t ive  and a sync 
code e r r o r  signal. 
The mult iplexer  time mult iplexes up t o  80 subchannels 
ii 
FOREWARD 
This report describes the r e s u l t s  of the development program 
of an SSB/DGB Auxiliary Time Division Multiplexer prototype 
and a Demultiplexer breadboard conducted by Martin Marietta 
Corporation for the George C. Marshall Space Flight  Center of 
the National Aeronautics and Space Administration at Huntsville,  
Alabama. This report is  submitted under Exhibit A, P a r t  I, 
Phase V of the statement of work for  Contract MAS8-21164. 
iii 
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I. INTRODUCTION AND SUMMARY 
e 
The Martin Marietta Corporation has  developed a SSB/DSB a u x i l i a r y  time 
d iv i s ion  mult iplexer  and demultiplexer f o r  the, George C. Marahall Space 
n i g h t  Center under con t r ac t  number NM8-21164. 
i n  the per iod between June 14, 1967 and February 19, 1968. 
prototype was designed, constructed and t e s t ed  i n  accordance with the  require-  
ments of Drawing GC 110379 as amended. 
sigqed, constructed and t e s t e d  i n  accordance with the requirements of Drawing 
GC 110380. 
This aon t rac t  was performed 
The multiplexer 
The demultiplexer breadboard WBP)  de- 
This f i n a l  r epor t  desc r ibes  the  p r i n c i p l e s  of operat ion of t h e  multi-  
plexer  and demultiplexer,  the mechanical cons t ruc t ion  of the  multiplexer and 
demultiplexer,  and usage cons idera t ions  f o r  the mult iplexer  and demultiplexer. 
The multiplexer prototype w a s  successfu l ly  t e s t e d  under the environments l i s t e d  
i n  the  drawing. 
t o  the  drawing requirements. 
r epor t  MCR-68-56 and were performed using the  test procedure, drawing nurnber 
21164-5. 
Both the  mu1ti;Jlexer and demultiplexer were t e s t ed  e l e c t r i c a l l y  
The r e s u l t s  of these tes ts  are given i n  the  test  
The opera t ing  i n s t r u c t i o n s  for both u n i t s  are i n  the  operat ing manual, 
MCR-68-38 
The SSB/DSB a u x i l i a r y  time d iv i s ion  mult iplexer  can mult iplex up t o  80 
subchannels of data onto 20 channels. 
2 ,  4 or  8 aubchannels multiplexed on them, i,e. 1, 2 o r  4 per  channel, but 
s e l ec t ion  is made i n  two channel increments. When two subchannels are multi-  
plexed, each subchannel i s  monitored a l t e r n a t e l y  f o r  4 seconds; with four sub- 
channels, the subchannels are monitored f o r  2 seconds sequent ia l ly .  !The f r e -  
quency response of each channel is  f l a t  from dc t o  3000 Hz for signal leveler up 
t o  4 v o l t s  peak-to-peak. 
is dc i s o l a t e d  from t h e  power eource, The multiplexer produces a pereudo-random 
sync code tha t  conta ins  a l l  the information necessary t o  synchronously demulti- 
p lex  and i d e n t i f y  t h e  da t a ,  
Each p a i r  of output channels can have 
The multiplexer operates from 28 vde 2 1% Rower and 
The SSB/DSB a u x i l i a r y  time d iv i s ion  demultiplexer accepts  20 multiplexed 
channel i npu t s  from the  multiplexer and simultaneously demultiplexes any t h ree  
channels i n t o  1, 2 o r  4 subchannels using the information contained i n  the  sync 
code, 
ac t ive .  An e r r o r  s i g n a l  i s  a l s o  generated i f  the sync signal received does not  
contain the  proper sync codes. 
from 117 vo l t ,  s i n g l e  phase, 60 Hz power. 
It a l s o  provides a signal foT each subchannel t o  ind ica t e  when it is 
The.demultiplsxer is rack mounted and opera tes  
11. PRINCIPLES OF OPERATION 
A. GENERAL 
The SSB/DSB a u x i l i a r y  time d iv i s ion  mult iplexer  and demultiplexer are 
companion p ieces  of equipment. 
up t o  80 subchannels i n t o  20 channels. 
channel ou tputs  a6 follows: 
subchannels can be commutated a l t e r n a t e l y  with each subchannel monitored for 
The multiplexer is designed t o  time multiplex 
"he subchannels are commutated onto the 
one subchamel  can be monitored continuously; two 
11-2 
4 sec., and four  subchannels can be commutated i n  sequence with each sub- 
channel monitored f o r  2 sec. The s e l e c t i o n  of 1, 2 o r  4 subchannel commu- 
t a t i o n  i s  performed two channels at a t i m e  by s e l e c t i o n  of interchangeable  
modules. 
The magnitude of t r a n s i e n t s  t h a t  could occur at the  time of commutation 
i s  minimized by modulating the  gain of t h e  ampl i f i e r s  downward t o  produce a 
t r apezo ida l  modulation on the  ampl i f i e r ' s  output waveform, I n  addi t ion ,  the 
e f f e c t  of t h i s  modulation on ex te rna l  equipment is minimized by commutating 
the  channels i n  sequence so t h a t  only one channel has i t a  gain reduced at  any 
time. The methods of achieving these  opera t ions  are dirscussed i n  d e t a i l  i n  
t h e  ampl i f ie r  and sequence genera tor  respec t ive ly ,  
The mult iplexer  genera tes  a synchronization s i g n a l  t o  allow the  demulti- 
plexer  t o  synchronously demultiplex any three  channels i n t o  t h e  o r i g i n a l  sub- 
channels -- e i t h e r  1, 2 o r  4 a~ ind ica ted  by the  code words t h a t  form the  syn- 
chronizat ion s igna l ,  The synchronization s i g n a l  a l s o  enable synchronization 
of t he  decommutation and i d e n t i f i c a t i o n  of each subchannel. The synchroniza- 
t i o n  s i g n a l  c o n s i s t s  o f  an 8 sec. r e p e t e t i v e  sequence of 80 20-bit words t h a t  
are biphase coded us ing  a 400 Hz square wave. This provide6 easy b i t  sync 
recovery and a 200 Hz lower limit of the  s i g n i f i c a n t  s i g n a l  power content ,  
The code words used are s ix  %omma free" words wi th  th ree  words being t h e  
complements of t h e  o the r  three.  
of t h e  last p a r t  of any word and the  f i r s t  p a r t  of any word t h a t  are i d e n t i c a l  
t o  any word. 
of each 8 sec. cyc le  and also t o  i n d i c a t e  i f  channel 1 is continuous o r  commu- 
tates 2 o r  4 subchannels. The o ther  t h ree  words are used t o  i n d i c a t e  the  
commutation of each of t h e  o the r  19 channels 4 times i n  each cyc le  and a l s o  
3 more times f o r  channel 1. 
Comma f r e e  means t h a t  t he re  are no combinations 
One of t h e  th ree  complements is used t o  i n d i c a t e  the beginning 
The SSB/DSB a u x i l i a r y  time d iv i s ion  demultiplexer r ece ives  the  twenty 
commutated data channels  and t h e  synchronization s igna l .  
any th ree  channels at once a2d i d e n t i f y  t h e  subchannels us ing  the  information 
contained i n  the  synchronization s igna l .  
t he  clock from t h e  l e v e l  t r a n s i s t i o n  t h a t  always occurs  i n  the middle of each 
b i t  of the synchronization s igna l ,  
sync signal i n t o  a 20 b i t  s h i f t  r e g i s t e r .  The s h i f t  register is continuously 
monitored f o r  any of t h e  s ix  code words. Cycle synchronization occurs when any 
of t h e  t h ree  complement words are detected.  Word synchronization is earsily 
obtained s ince  a c o r r e c t  code i n  the  s h i f t  r e g i s t e r  lasts only one b i t .  
regenerat ion i s  obtained using a 20 s t age  r i n g  counter  t h a t  counts  word sync and 
is r e s e t  by cycle  sync. 
It can demultiplex 
B i t  sync is obtained by regenera t ing  
The regenerated clock s h i f t s  t he  demodulated 
Sequence 
The above information is used t o  decommrttate t he  3 channels selected by the  
demult iplexer 's  r o t a r y  channel s e l e c t o r  switches. The demultiplexer ou tputs  are 
t h e  decommt.tated subchannels and a synchronizing signal t o  i n d i c a t e  each a c t i v e  
subchannel. An e r r o r  s i g n a l  is a l s o  produced when a word is no t  de tec ted  every 
20 b i t s  . 
B. MULTIPLEXER 
The mult iplexer  is bas i ca l ly  a group of 20 switch sets and ampl i f i e r s  
and the Control C i rcu i t ry  t o  provide properly timed con t ro l  signals. 
synchronization s i g n a l  required t o  properly demultiplex the  data s i g n a l s  is 
a l s o  provided. Figure 11-1, shows the mult iplexer  block diagram. 
A 
1. Sequence Generator 
The sequence generator  provides the  baaic  t iming f o r  operat ion of ,the 
subcommutating switches and f o r  the  synchronization code generator.  
II-2shows the  block diagram of the  sequence generator ,  
composed of i n t eg ra t ed  o i r c u i t  logic devices  except for the  1600 Hz o s c i l l a t o r  
which is a unijunct ion t r a n s i s t o r  o s c i l l a t o r .  
basic  timing f o r  both the  switching sequence and the  synchronization code 
generator , 
Figure 
The c i r c u i t r y  is 
The 1600 Hz clock provides the  
The 20 mult iplexer  channels are capable of multiplexing 1, 2 ,  o r  4 
subchannels depending on the type of channel module i n  use. 
subchannel s i g n a l s  can be multiplexed t o  the  20 output  channels. The t o t a l  
commutation cyc le  f o r  any one channel is 8 seconds, t hus  a channel which commu- 
tates two subchannels selects each subchannel signal f o r  4 seconds of t he  8 
second period. 
channel s igna l  is se l ec t ed  f o r  2 sec of  the  8 second period. 
Thus up t o  80 
Similar:.y f o r  a channel commutating four  subchannels each sub- 
The sequence generator  provides switching s igna l s  t o  each channel i n  
sequence so t h a t  only one channel i s  commutating from one subchannel t o  another  
during any switching period. To allow up t o  80 subchannels t o  be commutated 
i n t o  20 channels, the sequence generator  provides 80 separa te  switching per iods  
at i n t e r v a l s  of 0.1 seconds. Each channel is provided with 4 switching s i g n a l s  
i n  each 8 second commutation cycle .  
commutate 4 subchannels o r  two subchannels according t o  the  module used. 
switching i s  done on channel modules having only one subchannel input  per  
channel. 
dr iven by a 10 Hz s igna l .  
o r  4 times during each 8 second commutation cycle ,  lguch t h a t  II pulse  of 0.1 sec. 
durat ion occurs e v e q  2 seconds at each stage of the ring counter aa shown i n  
Figure 11-3. 
The channel module uses  these s i g n a l s  t o  
No 
Tho 80 switching per iods are obtained from a 20 stage ring counter 
The r i n g  counter completes i ts  count every 2 second8 
Each output of dhe 20 s tage  counter R 1  thru R2o (k) con t ro l s  the sub- 
The two-subchannel 
Thus the  subchannel PJignals are properly se- 
Switching waveforms f o r  a two and 
channel switches f o r  t he  respec t ive  channele L t h ru  20. 
module switches with every second Rn pulse  and t h e  four-subchannel module 
switches with every % pulse.  
quenced t o  the  channel output amplif ier .  
four  subchannel channel are shown i n  Figure lcI-3e 
In order  t o  avoid high frequency switching t r a n s i e n t s  on channel ou tpu t s  
t he  mult iplexer  channel ampl i f ie r  gain is modulated t o  con t ro l  the fall  time 
of t h e  subchannel s i g n a l  turned off and t h e  rise time of the  subchannel signp,%l 
turned on. 
takes  place after which an add i t iona l  10 mill isecond@ is used i n  the  tu rn  on 
Channel t u rn  off is s t a r t e d  10 mil l iseconds before comarutation 
-- 
FIGURE: H-i I MULTIPLEXER BLOCK EslACRAM 
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of the  succeeding subchannel s igna l .  
o f f  and t u rn  on c o n t r o l  are generated every Q.1 seconds by the sequence gene- 
r a t o r  and are shown i n  Figure 51-3. 
and its respec t ive  
gain c o n t r o l  c i r c u i t r y  is discussed i n  the ampl i f ie r  descr ip t ion .  
The 10 mil l isecond pulsee, f o r  t h e  t u r n  
Each channel module uses  these Lsignals 
t o  c o n t r o l  i ts tu rn  of f  and tu rn  on. Operation of t he  
the 
The 
The 
The 
The sequence genera tor  a lso  genera tes  a reset signal every 8 seconds f o r  
The log ic  diagram f o r  t he  sequence generator  is shown i n  Figure 11-4. 
waveforms generated by the sequence generator  are shown i n  Figure 11-5. 
1.6 KHz clock s i g n a l  is divided t o  200 Hz by the  f i r s t  t h ree  f l ip - f lops .  
next  t h ree  are connected cps a feed back counter  t o  d iv ide  the  200 Hz s i g n a l  
counters  and t h e  commutating c o n t r o l  in each channel, 
by 5 t o  k'l Hz. 
con t ro l  pulse  and the tu rn  on c o n t r o l  pulse  are decoded from these  d iv iders .  
It w i l l  be noted tha t  the 10 Hz s i g n a l  used t o  d r i v e  the 20 stage r i n g  counter  
occurs 5 mill iseconds before t h e  t u r n  o f f  s i g n a l  goes pos i t i ve .  Thus t h e  Rn 
pulses  occur before a c t u a l  commutation is t o  take place. This is done t o  allow 
the R, pulse  t o  be used t o  gate the  proper T o f f  and T on pu l ses  i n t o  t h e  proper 
channel ampl i f ie r .  
switch. 
The next two f l i p - f lops  d iv ide  t h e  40 Hz t o  LOHz. The turn-off 
The turn  on signal. is then used t o  i n i t i a t e  t he  subchannel 
The 20 s t age  r i n g  counter  is designed t o  be self r e s e t i n g  as f O l l O W 8 .  
The output  of t h e  stages R1 - R19 are connected to  a 12 input  NAND gate 
which c o n t r o l s  the  feedback around t h e  r ing.  
t he  R1 t o  R19 stages i s  f a l s e  the filip-flop composed of croers coupled g a t e s  
remains r e s e t  and transfers reset s i g n a l s  i n t o  t h e  first stage. 
f i r s t  19 stages a r e  reset, t he  20th stage is set ,  t h e  cross-coupled ga te  f l i p -  
f l o p  i s  set and enables  the  J iqput  of t h e  R1 f l ip-f lop.  The 2 l s t  clock pulse  
sets R1 f l i p - f lop  t o  t h e  t r u e  state, The f l i p - f lop  made up of the  cross-coupled 
g a t e s  i s  synchronized by the  T of f  pulse.  
i n v e r t  command pulse  from t he  divide-by-four f l ip - f lops ,  A26 . 
are shown i n  Figure 1.6. 
seconds, and the sync. t r a n s f e r  pulse  which w i l l  be discussed with the  sync code 
generator.  
2. Synchronization Code Generator 
As long as t h e  Q output of any of 
As soon as t h e  
This pulse  also g a t e s  out the  sync 
Thepe waveforms 
Also shown is the  r e s e t  pu lse  generated every 8 
The synchronization code generator  produces a pseudorandom code t h a t  con- 
T h i s  s i g n a l  c o n s i s t s  of a series of 80 twenty-bit codes every e i g h t  
t a i n s  the  information t o  i d e n t i f y  each channel and how each channel is commu- 
tated. 
seconds. Each of the twenty channels ha6 
4 of the 80 codes assoc ia ted  with it. These four  codes occur at t h e  same times 
as R1 through R20 f o r  channels 2 through 20 respec t ive ly .  
pseudorandom codes i s  as follows: code 1 is used t o  i d e n t i f y  a channel with no 
commutation, code 2 is used t o  i d e n t i f y  a channel t h a t  is commutated wi th  two 
subchannels, and code 4 is used t o  i d e n t i f y  a channel t h a t  i s  commutated with 
four subchannels, 
channel 1 at t h e  beginning of each eight-second sequence, 
The code c lock  frequency i s  200 Hz. 
Use of t he  six 
The complement of these  th ree  codes is used t o  i d e n t i f y  
The block diagram of the  synchronization code generator  is shoun i n  
F i g i r e  11-7. 
ced:ng channel s i g n a l  ( R n m l )  to t h e  1-, 20, o r  &-input depending on whether it 
is a one channel o r  a two or  four  subchannel switch module. 
The i n t e r n a l  connections of each switch module connect t h e  pre- 
This 8ignal jand  the 
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Is-11 
sync t r a n s f e r  pulse then sets the one, two o r  four code i n t o  the m-stage 
s h i f t  r e g i s t e r  where it is s h i f t e d  s e r i a l l y  out t o  the  synchronization output. 
Logic is a l s o  provided so t h a t  every four th  R20 pulse i n v e r t s  the synchroniza- 
t i on  output to  provide the complement f o r  i d e n t i f i c a t i o n  of the beginning of 
each eight-second period. 
The sync code generritor log ic  is implemented e n t i r e l y  of in tegra ted  
c i r c u i t s  and is constructed on two plug i n  boards. 
i n  Figure rr-8. 
Figure 11-4 i n  t h a t  t he  1's i npu t s  are not  used. 
a 2 o r  4 ind ica t e s  t h a t  a 1 sync code should be generated Q rpeparate OR ga t e  for  
the r'l% is not necessary. 
put is high. 
The gates are shown 
This log ic  is somewhat d i f f e r e n t  than t h a t  i l l u s t r a t e d  i n  
Since the absence of e i t h e r  
Thus when the 2 or  4 outputs  are low the ''1% out- 
These three  signals feed the  sync code bU88e8 on the sync code generator 
board shown i n  Figure 11-9. 
It should be noted t h a t  the 4's OR gate has 20 i npu t s  and the 2's OR gate 
10 inputs .  
before being t ransmit ted to the  Sync Code OR gate board. 
The 2 subchannel module's provide f o r  OR i n g  of two channel s igna le  
The sync code generator board is constructed such t h a t  var ious sync codes 
could be hard wired 0;i the  programable port ion of the board. 
chosen f o r  the prototype are shown i n  Figure 11-10, 
The sync codes 
SYNCHRONIZATION CODES 
Bi t  No 
"1 I? 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 i g  20 
0 0 1 0 0 0 . 1 1 1  0 0 1 0  1 1 1 1  0 0 1 
"2 0 0 1 1 1 0 1 1 0 1 0  0 0 0  0 1 6  1 0  1 1  
W4I? 0 0 0 1 0 0 0 0 1 1 1 0 0  1 0  0 I 1 1 1  
Figure 11-10 
These words and t h e i r  complements are  ?*comma free" which is a requirement 
of t h i s  system. 
The sync trdhsfer pulse  s h i f t s  the  code word8 i n t o  the 20 stage s h i f t  
r e g i s t e r  once every 0.1 sec. 
f e r  pulse goes low. 
f l ip - f lop  A23 t h ru  the  exclusive OR gate A22. 
is t rue  the  1st b i t  is inverted as it is s h i f t e d  i n t o  f@3. 
A22 is used t o  Biphase modulate the  sync code at a 200 Rz clock rate. 
na l  is then clocked thru  the  second half of A23 by a 400 Hz signal t o  delay the  
sync code by 1,25 me .and t o  ensure t h a t  any H i t c h i n g  t r a n s i e n t s  introduced by 
the  biphase modu1atio:a technique are eliminated. The sync code generator out- 
put impedance is approximately 50 ohms. 
ra ted  15 milliseconds before commutation ac tua l ly  occurs t o  allow s u f f i c i e n t  
time f o r  the  demultiplexer t.0 recover sync information f o r  commutation. The 
The 200 Hz clack goes pos i t i ve  as the  sync t rans-  
This s h i f t s  the 1st b i t  i n t o  the first stage of the D type 
If  the sync i n v e r t  command s i g n a l  
This sig- 
The second ha l f  of 
The 20th b i t  of the  sync code is gene- 
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time re l a t ionsh ips  of the  sync code is shown i n  Figure 11-5. 
3. Subchannel Switches 
Switches are required f o r  t he  time shar ing  of t w o  o r  four  ~ubchanne l s  
within a main channel. The w i t c h e s  i s o l a t e  reerpective subchannels from each 
o ther  t o  the  ex ten t  tha t  intermodulation caused by a 2 .T-volt (peak-to-peak) , 
1.5-km s igna l  applied t o  all channels but one w i l l  not  r e s u l t  i n  a s i g n a l  on 
the  unexcited channel g rea t e r  than 50 decibe ls  below the 2.5-volt l eve l .  In- 
su la ted  gate t r a n s i s t o r s  (MOS) have adequate off-to-on impedance r a t i o s  and 
low enough shunt c a p a c i t i e s  t o  meet t h i a  requirement. 
i n  the enhancement o r  normally o f f  mode, which make8 them ideal f o r  use aa 
commutating switches.  Figure 11-11 shows the  c i r c u i t  f o r  a t yp ica l  switoh 
and dr ive r .  
MOSa are also avslilabla 
The dual  MOS on the  input  is arranged so t h a t  the lOOK r e s i s t o r  is e i t h e r  
grounded o r  connected t o  the  low impedance of t h e  ampl i f ie r  input.  
system inpu t  impedance is lOOK whether t h e  input  is connected t o  the  ampl i f ie r  
o r  not.  
t he  s i g n a l  t o  the ampl i f ie r  input .  
non-conducting unless  t h e  switch is on. 
diagrams f o r  generation of t he  switch d r i v e r  input  s igna l s  for t he  two and four 
subchannel commutation. 
t he  two and four subchannel switch d r ive r  log ic .  
Thus the  
“he MOS dr ive r  c i r c u i t  r equ i r e s  t he  input  t o  be grounded t o  connect 
All th ree  t r a n s i s t o r s  i n  the  d r i v e r  are 
Figures 11-12 & 13 shows the  log ic  
Figure 11-14 shows the inpu t  and output waveforms f o r  
For the  two subchannel switch d r ive r  l og ic ,  Rn toggles  the  f l i p - f lop  A,. 
Thus R, and the output of As s e l e c t  every second turn  o f f  and turn  on pulse 
associated with the channel. 
signals dr ive  the  two MOS switch dr ivers .  
f l o p  Bs is synchronized by the  tu rn  on pulse.  
8 seconds by the reset pulse ,  
B, changes state every 4 seconds and the Q & 3 
It should be noted t h a t  the f l i p -  
Both flip-floprp are reset every 
“he four subchannel switch d r ive r  is qu i t e  d i f f e r e n t  i n  t h a t  t h e  f l i p -  
f l ops  As and Bs are connected as a two stage switch tail r i n g  counter which 
d iv ides  the inpu t  by four. 
s e l ec t ed  by Rn. The four strrtes of t h e  counter are se l ec t ed  by the  four  two 
input  NAND gates and cirive the four  M O S  switch dr ivers .  The subchannel t u rn  
o f f  and turn on s i g n a l s  are  &elected by R, and occur every 2 seconds. 
f l i p - f lops  are r e s e t  every 8 seconds by the reset pulse .  
The input  t o  the  counter is t h e  tu rn  on pulse 
Both 
4. Channel Amplifiers 
A nominal un i ty  gain,  i nve r t ing  ampl i f ie r  is provided i n  each channel t o  
perform decoupling and impedance matching. 
grated c i r c u i t  opera t iona l  ampl i f ie r  with an ex te rna l  f i e l d  e f f e c t  t r a n s i s t o r  
(FET) input  stage. 
cu r ren t  d r i f t  . 
The ampl i f ie r  c o n s i s t s  of an i n t e -  
The FET input  stage reduces the input  o f f s e t  cu r ren t  and 
The open-loop ga in  of t he  ampl i f ie r  i ? 3  high ( 2 ZO,OOO> so t h a t  negat ive 
feedback is used t o  s t a b i l i z e  the  gain t o  21.0% and t h e  amplifier l i n e a r i t y  t o  - +O.l% over the frequency range of DC t o  3kRi. ’ Also the  negative feedback pro- 
vides  a very low dynamic output impedance. A f i f t y  ohm series r e s i s t o r  p r o t e c t s  
IOK 
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the  ampl i f ie r  from acc identa l  shorts .  
Figure 11-15 shows a s implif ied circuit  diagrsun of the  amplif ier .  
shown is the gain con t ro l  c i r c u i t r y  which con t ro l s  the  turn  off  and turn  on 
time of the  s igna ls .  
determining r e s i s t o r s  R1 and R2, the  insu la ted  gate f i e l d  e f f e c t  t r a n s i s t o r  
(MOSFET) Ql, Capacitor C1, and b i a s  r e s i s t o r s  R4 and R5. 
mode MOSFET. 
t o  -4.5 v o l t s  which biases Ql c lose  t o  but not i n  its conducting state. 
reduce gain and r e s t o r e  gain con t ro l  i npu t s  are open so Q2 and &3 are o f f ,  
Since R1 and R2 are equal and Ql is non-conducting the  s i g n a l  output equals  
the  s igna l  input  - the  gain is one. 
the NPN t r a n s i s t o r  &f, t o  provide a constant charging cur ren t  to  capac i tor  C l .  
Thus the voltage across  C 1  gradually increases  which gradually turn6 on Q1  t o  
increase  the feedback and reduce the gain. By T1, the  res i s tance  of Q1  is low 
enough t o  have reduced the gain t o  less than one-tenth. 
&5 goes pos i t i ve  and the input  t o  Q4 also goes pos i t i ve ,  turning &3 off  and 
Q2 on. 
sequence. By T2, Q 1  is again off  and the  o r ig ina l  condi t ions are restored.  
24 and R5  provide a reference point  of approximately one-half the  s i g n a l  t o  
avoid unequal s t a r t i n g  p o i n t s  when the s i g n a l  is pos i t i ve  or negative. 
is  necessary because the MOSFET is  a unipolar  device. 
Also 
The important components are t h e  ampl i f ie r  A l ,  i t8  ga in  
Q1 is an enhancement 
Operation is as follows: P r io r  t o  TO, capac i tor  C 1  fa charged 
The 
A t  TO the input  t o  Q!j is grounded causing 
A t  TI., t h e  input  t o  
Q2 provides a constant  cur ren t  discharge path f o r  C 1  and reverse8 the  
This 
5o Channel Modules 
The multiplexer channel c i r c u i t r y  is composed of the c i r c u i t s  discusered 
Ci rcu i t ry  f o r  two multiplexed channels, A a i d  B, is on i n  Sect ions 3 and 4. 
one plug-in board i n  the multiplexer layout.  
plug-in boards. 
binat ions,  a dual 1 c:hannel plug-in, a dual 2 subchannel plug-in, and a dual 
4 subchannel plug-in.. These plug-ins a re  interchangeable and ccul be in t e r -  
mixed i n  any desired combination i n  the  10 pos i t i ons  provided. The sync code 
information required at the  sync code "OR@' gate inpu t s  t o  generate  the proper 
sync code is provided by the channel modules. 
receptacle  is connected t o  one of the  10 inpu t s  of the 2's sync code OR gate. 
Pins 13 and 14 of each channel module receptac le  are connected to  one of the 
20 inpu t s  of the  4's sync code OR gate. The absence of a 2 o r  a 4 is ueed t o  
ind ica t e  a s i n g l e  subchannel. In  the  following discussions of t he  channel 
modules the sync signal generation and d i s t r i b u t i o n  is discussed, 
Thus twenty channels a re  on ten  
The channel module plug-in boards use 3 of the  possible  com- 
Pin 1 of each channel module 
a. sal One Channel Se lec tor  - The schematic f o r  t he  dua l  one channel 
c i r c u i t  is shown i n  Figure 11-16. The module c o n s i s t s  of only two channel 
ampl i f ie rs  s ince  the multiplexing switcheri and amplif ier  gain con t ro l s  are not 
used. Since theee are one channel switchesl no outputs  to  the sync code @*OR" 
gates are required,  thus the  pins 1, 13, end 1 4  are connected t o  Vcc as unused 
inputs.  The channel B ha l f  of the board has  an &+l input  which is inver ted  
and routed t o  p in  15 as the sync t o  the  next channel. 
i n  advance of the commutatiop time f o r  the next channel by approximately 0.1 
second or the  time required to generate a complete sync word. 
This sync s igna l  occurs 
bo  Dual Two Subchannel Se lec tors  - The schematic f o r  the dual  two sub- 
channel module is shown i n  Figure 11-17, The c i r c u i t s  discussed i n  Sect ions 
3 and 4 have been connected f o r  t he  dual two subchannel systems. The sync input  
and the inverted % are ORed by the  two sect ions of A3. This signal then feeds 
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one of the  inpu t s  t o  the 2 ' 8  OR ga te  v i a  p in  1. The channel B h a l f  of the 
board has  an R n + l  input  which is inverted and routed t o  p i n  15 86 the  sync 
t o  the  next channel as discussep i n  t h e  one channel case,  
are t i e d  t o  Vcc as unused inpu t s  t o  t h e  4'8 sync coda, OR gate .  
P ins  13 and 14 
C.  Dual Four Subchannel Se lec tora  - The echematic for the  dua l  four 
subchannel module is shown i n  F i m r e  11-18. The c i r c u i t s  discussed i n  
Sect ions 3 and 4 have been connected f o r  the dua l  four subchannel systems. 
The channel A and B t u r n  o f f  s i g n a l s  are in the proper time poerition t o  be 
used f o r  sync s igna ls .  Thus t he  channel A t u rn  off  s igna l  is t h e  sync f o r  
channel B and t h e  sync for charmel A is fed thru  from the pr'evious channel.  
The channel I3 tu rn  of f  eignal is the sync s igna l  f o r  t he  succeeding channels. 
Pin l i s  t ied t o  Vcc as an unused inpu t  of the  2's sync code OR gate .  
6. Power Supply: 
The power supply shown by the  schematic diagram, Figure No. 11-19, con- 
sists of a switching series pre-regulator,  a dc t o  dc converter and secondary 
r e c t i f i e r s  and f i l t e r s .  
T rans i s to r s  Q2 and &3 are the  switching r egu la to r s  and are cont ro l led  by 
t r a n s i s t o r s  Ql, Q4, and 45 and the  associated c i r c u i t s ,  Operation is as 
follows: With no vol tage  across  C3,  Q1 
i n  t u r n  Q2 and &3 a r e  sa tura ted .  C 3  is 
voltage of C3 is great enough t o  ex':eed 
vided by CR51, Q4 and Q 1  sa tura te .  'The 
Diode C R 3  and tu rns  o f f  Q3, Q2 and Q1. 
while C3 discharges i n t o  the  lo& u n t i l  
of Q5. A t  t h i s  po in t  @, Q2 and &I a r e  
combination of L 3  and C 3  is se l ec t ed  t o  
is sa tu ra t ed  by b i a s  r e s i s t o r  R 1  and 
thus  charged through L2. 
the reverse  b i a s  voltage of &5 (pro- 
s a t u r a t i o n  of Q1 "groundstt R l  through 
These t r a n s i s t o r s  remain turned off 
C 3  voltage is reduced below the  threshold 
turned on and the cycle  repeated. The 
Rive the c i r c u i t  some h y e t w e s i s  f o r  
When the 
proper operation. 
C 3  t o  approximately 20 vol t s .  
I n  the case shown here the  threshold of &$ is 8c)t t o  charge 
I f  the input  vo1;age is r a i sed  the  i n t e r v a l s  of cu r ren t  flow are reduced 
i n  duration. Reduction i n  load w i l l  have the  same e f fec t .  Consequently the 
voltage C3 is held about constant.  
In the  design shown C1, C2 and L 1  form an LC p i  network t o  reduce RFI 
problems. CR1 prevents  the  appl ica t ion  of damaging reverse  vol tage to  the  
c i r c u i t .  
pre-regulator and t h e  converter.  
L3 and C4 form a decoupling network t o  reduce i n t e r a c t i o n  between the  
The dc t o  dc converter  is q u i t e  conventional. Operation is based upon 
The frequency of s a t u r a t i o n  of 8 square-loop core i n  a l t e r n a t e  d i rec t ions .  
o s c i l l a t i o n  is approximately 5 KC. Transistors Q6 and Q7 perform switching of 
cur ren t  through a l t e r n a t e  ha lves  of the winding and R12 provides s t a r t i n g  b i a s  
f o r  the t r a n s i s t o r s .  CR6 and ~3.6 complete the base-emitter d r ive  cu r ren t  path 
and C10 speeds up switching. 
good speed, adequate cu r ren t  r a t i n g  and a vol tage (Vex) r a t i n g  of g rea t e r  than 
twice the c o l l e c t o r  voltage.  C 5  and R 1 1  reduce switching spikes.  
Q6 and &r7 are se l ec t ed  f o r  low sa tu ra t ion  voltage,  
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A l l  secondar r e c t i f i c a t i o n  and f i l t e r i n g  is conventional.  A l l  f i l t e r ing  
Secondary regula t ion  is not  is capac i t i ve  input  and has  been found adequate. 
employed on the secondary windings mnce b e t t e r  than 3% regula t ion  is obtained 
without fu r the r  regulat ion.  
7. Interconnect ions 
Figure 11-20 shows the  interconnect ion8 i n  t h e  mult iplexer .  A l l i n t a r -  
connection between plug-in module6 are made by a pr in t ed  c i r c u i t  moehar board. 
A l l  in te rconnec t ions  between the  mother board and t he  power input ,  signal in- 
p u t s  and s i g n a l  output  connectors  are made by pr in ted  cableep. Interconnection 
from the  connectors t o  the  case are made by wires. 
r -- 
I 
i 
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C. DENULTIPLEXER 
The SSB/DSB a u x i l i a r y  time d iv i s ion  demult iplexer  block diagram is 
shown i n  Figure 11-21. 
demuitiplexing. The clock is regenerated using the  l e v e l  t r a n s i t i o n  t h a t  
always occurs  at t h e  middle of  each b i t .  This  c lock is used t o  demodulate 
the  sync code and  s h i f t  i t  s e r i a l l y  i n t o  a 20 stage r e g i s t e r .  Since the  
sync code is comma f r e e ,  the  sync word decoder continuously monitors t h e  
r e g i s t e r  f o r  a n y  of the s i x  code words. 
t h ree  of which i n d i c a t e ,  f o r  each channel i n  sequence, whether the chan- 
ne l  is multiplexed with 1, 2 o r  ’+ subchannels. 
r e m t  pulse generaLed by recept ion  of  one o f  the  three complemented code 
words every 8 seconds. 
s t age  r i n g  counter  t h a t  is r e s e t  by the  r e a e t  pulse. The th ree  channel 
s e l e c t o r  switches s e l e c t  one of the twenty channel i n p u t s  and the  corres-  
ponding r i n g  counter  s t age  output.  The subchannel decorler uses the  r i n g  
counter  information t o  e x t r a c t  t he  demultiplexing da ta ,  i.e., 1, 2 o r  4 
subchannels, from the  sync.word decoder outputs .  The r e s e t  pulse provides 
cyc le  synchronizat ion f o r  subchannel i d e n t i f i c a t i o n .  The demultiplexing 
switches a r e  two DPDT r e l a y s  per  channel whose pos i t i on  i s  determined by 
th? channel decoder outputs  and the  channel s e l e c t e d .  
coder outputs  and the  channel s e l e c t e d  a r e  a l s o  used t o  generate  the  sub- 
channel sync outputs  t h a t  i n d i c a t e  an  a c t i v e  subchannel by a pos i t i ve  
output.  
4 sync word is not rece ived  every 20 clock pulses .  
vances the  r i n g  counter  t o  minimize the  e f f e c t  of  a sync code e r r o r ,  
Most of the  c i r c u i t r y  is used t o  synchronize t h e  
The decoder has four  outputs ,  
The fou r th  output is a 
Sequence regenerat ion i s  accomplished by ti 20 
The channel de- 
An e r r o r  s i g n a l  is generated i n  the  r i n g  counter  when a 1, 2 o r  
The e r r o r  purse ad- 
1. Clock Regeneration 
The c i r c u i t r y  f o r  clock regenera t ion  is shown i n  Figure 11-22 along 
w i t h  t he  sync code demodulator and t h e  f i r s t  four  s t a g e s  of the  20 stage 
a h i f t  r e g i s t e r  and the  1st l e v e l  decoder f o r  them. 
pends on the  l e v e l  t r a n s i t i o n  t h a t  always occurs  i n  the  middle of each 
sync code b i t .  I n  Figure 11-22, two s ingle-shot  mul t iv ib ra to r s ,  A12 and 
A l l ,  d e t e c t  the  negat ive going and pos i t i ve  going t r a n s i t i o n s  respec t ive ly .  
Each produces a 10 micro sec.  pulse.  E i the r  of these  pulses  can t r i g g e r  
s ingle-shot  A 5  i f  s ingle-shot  A1 i s  not i n  i ts a c t i v e  s t a t e .  
shot  A 1  is t r igge red  by the  t r a i l i n g  edge of pulse  generated by A5. Both 
A 5  and A 1  produce pulses  of approximately 1.875 mil l iseconds.  
r e s u l t s  i n  blocking the  inpu t  t o  A 5  f o r  the  per iod from 1.88 t o  3.75 m i l l i -  
seconds a f t e r  i t  has  been t r iggered .  The sync code inpu t  produces a s e r i e s  
of pu lses  from A l l  and A12 every 5 mil l iseconds due t o  t h e  l e v e l  t r a n s i t i o n  
t h a t  always occurs  i n  the  middle of each b i t .  However, the  sync code in-  
put wj .11  produce a pulse  midway between these  only when two similar b i t s  
occur i n  sequence i n  the  sync code word. Thus, i f  the  clock regenera t ion  
c i r c u i t  starts on the  pulses  t h a t  do not  occur every 5 mil l iseconds,  i t  
w i l l  s l i p  t o  the  proper phase the  first time a pulse  is missing and w i l l  
then remain locked with the  pulses  that do occur every 5 mil l iseconds.  
These pulses  are used through app-opr i a t e  d r i v e r s  as the  s h i f t  pu lses  
for the  sync code r e g i s t e r .  The waveforms generated by these  c i r c u i t s  
a r e  shown i n  Figure 11-23, 
Clock regenerat ion de- 
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2. Synchronization 
a. Demodulation of Sync Code - The demodulation of t he  sync code, 
i .e . ,  removing the 400 Hz component, is accomplished by using t h e  output 
of single-shot A 5  t o  s h i f t  the  sync code i n t o  f l i p - f l o p  A2 a t  the  t r a i l i n g  
edge of the pulse produced by AS. 
b. Sync Code S h i f t  Register - The 20 s t a g e  sync code s h i f t  r e g i s t e r  
i s  a st raightforward s h i f t  r e g i s t e r  t h a t  uses the  regenerated 200 HE clock 
t o  s h i f t  t h e  sync code s e r i a l l y  i n t o  the r e g i s t e r .  I t  is located on th ree  
d i f f e r e n t  plug-in boards t o  a l l e v i u t e  a connector pin l i m i t a t i o n .  
are on the same board as the  clock regenerat ion c i r c u i t s ,  Figure 11-22. 
and  the remaining 16 s t a g e s  are on two boards of 8 s t a g e s  each, Figures 11-24, 
and II-[!5, each of these boards have clock d r ive r s .  
4 s t a g e s  
C. Sync Code Word Detector - The sync code word d c t c c t o r  is also 
divided t o  avoid  pin l i m i t a t i o n  problems. 
board as  the clock regenerat ion,  Figure 11-22, and 8 b i t s  are decoded on 
each o f  the two s h i f t  re2;ister boards, Figures  11-24 and 11-25. 
decoded outputs  are then combined on the  decoder board, Figure 11-26, t o  
complete the  decoding with the  s i x  3-input AND gates .  These s i x  outputs  
correspond t o  the  s i x  code words -- one each f o r  a s i n g l e  subchannel channel, 
a 2 subchannel channel, a 4 surjchannel channel, and t h e  th ree  complements 
of t hese  f o r  channel 1 at  the  beginning of eacrl cycle .  Sync word decoding 
is  hardwired programable t o  decode the  sync codes se l ec t ed  f o r  t he  multiplexer.  
4 b i t s  a r e  decoded on the same 
These p a r t i a l l y  
d. Sequence Regeneration - Sequence regenerat ion i s  performed by a 
20 s t age  r i n g  counter ,  Figure 11-27, t h a t  advances one s ta te  with each de- 
t e c t e d  sync word (1, 2 or 4) from the  OR gate shown i n  Figure 11-26. This  
produces a sequence of 20 R pulses,  R1 through R20, t h a t  are synchronous n with the  channelwi tch ing  times. These a r e  connected t o  one deck of t he  
r o t a r y  s e l e c t o r  switches.  Cycle synchronization is accomplished by the  
de t ec t ion  of one of the  complements. This reset pulse is delayed 2 clock 
pu l ses  o r  10 mill iseconds by the c i r c u i t r y  shown i n  Figure 11-26 t o  ensure 
t h a t  no switching sp ikes  can occur. The demultiplexer switch d r ive  shown 
on Figure 11-27 i s  a l s o  delayed 1 clock pulse o r  5 mill iseconds t o  avoid 
switching spikes ,  
e. S r r o r  Detection - The e r r o r  de t ec t ion  c i r c u i t r y  is shown i n  
Figure 11-27 and c o n s i s t s  of 5 f l i p - f lops ,  a 4 i npu t  AND g a t e  and d r i v e r s  
as required.  The 5 f l i p - f l o p s  are connected as a binary counter and are 
dr iven by the  200 Hz detected clock. 
t o  detect. the 22nd and 23rd clock pulses  thus  producing a 10 millisecond 
e r r o r  pulse. 
is de tec t ed  because a de tec t ed  1, 2 o r  4 code resets t h e  countsr t o  zero 
every 20 b i t s .  
l o s e  synchronization because t h e  e r r o r  s i g n a l  is used t o  advance the  r i n g  
counter. 
The 4 i npu t  AND ga te  is connected 
However, t h i s  pulse  is not produced i f  a 1, 2 or 4 code 
I f  only one code word is missed, t h e  r i n g  counter does not 
If r e p e t i t i v e  code words are missed the  e r r o r  s i g n a l  r e p e a t s  every 
32 clock pulses  o r  every 160 mill iseconds.  
the propcir synchronization code words are not occurr ing even though a 
clock s i g n a l  has  been regenerated. 
This  is an i n d i c a t i o n  t h a t  
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11-37 
3 .  Deinul  t i p l e x i n g  
Dernultiplexing is accomplished by two DPDT r e l a y s  and t h e  a s soc ia t ed  
l o g i c  shown i n  Figures  11-28 and 11-29 and the output OR g a t e s  shown i n  
Figure 11-26 . 
a. Subcharmel decoder - The 2 and 4 ou tpu t s  from the  sync word 
decoder are ORed w i t h  the  1 output t o  produce fou r  outputs  i n  Figure 11-26 
of 1 OR 2, 2, 1 OR 4 and 4. 
switch t o  e i t h e r  the s e t  o r  reset  i n p u t s  o f  t he  cross-coupled g a t e  f l i p -  
f lops.  
both are reset  f o r  a 1 input.  
These are gated by the  Rn s e l e c t e d  by the  r o t a r y  
One f l i p - f l o p  is se t  f o r  a 2 input  and t h e  o t h e r  for a 4 i npu t ;  
R is a l s o  used t o  ga t e  t h e  10 Hz demultiplexer d r ive  s i g n a l  i n t o  
a two gtage counter t h a t  i s  synchronized every 8 seconds by the r e s e t  pulse. 
The waveforms of t h e  two cross-coupled gate f l i p - f l o p s ,  A6 and A7, 
and t h e  two counter s t a g e s ,  Al-1 and A1-2, are shown i n  Figure 11-29. Since 
t h e  counter i npu t  is gated by R the  counter s t a g e s  Al-1 and A1-2 change 
s ta te  s i w l t a n e o u s l y  with any commutation of t he  subchannels t h a t  could 
o c c u r  on t h a t  channel. 
n' 
The 20 c h a m e l  s i g n a l  i n p u t s  are connected t o  t h e  o t h e r  deck of t he  
th ree  r o t a r y  switches i n  t h e  same sequence as the R s i g n a l s  so t h a t  R1 
corresponds t o  channel 1 and so  on t o  where R20 corgesponds t o  channel 20. 
b, 
channel commutation, 
both reset ,  A 6  only s e t  and A7 only set  corresponding t o  a s i n g l e  subchannel, 
2 subchannels and 4 subchannels. 
and the  s e l e z t e d  channel is always connected t o  the  subchannel "at1 output 
and subchannel "aft sync is always pos i t ive .  If A 6  is set  and A 7  reset 
corresponding t o  a 2 subchannel s i g n a l ,  r e l a y  K1, Figure 11-30, never oper- 
a t e s  and K 2  i s  energized i n  t h e  sxcond ha l f  o f  each 8 second cycle  f o r  
channel A and similar l y  for B and C. Thus the  s e l e c t e d  channel i s  con- 
nected t o  the subchannel "a" output during t h e  first 4 seconds of t h e  cycle  
and the  subchannel "b" output during the  last 4 seconds. Subchannel ''a'' 
and Itb" sync o u t p u t s  are p o s i t i v e  i n  the  f i r s t  and second halves  of t h e  
cycle  respect ively.  I n  a similar manner, when A 6  is reset and A7 is se t  
i n d i c a t i n g  a 4 subchannel channel, t he  r e l a y s  connect t h e  s i g n a l  t o  sub- 
channels "a" * "b" , "c" and "d" i n  sequence and t h e i r  respect ive sync out- 
pu t s  are pos i t i ve  i n  the same sequence. 
channels a r e  shown i n  Figure 11-29, 
Switching - Al-1 and A 1 - 2  operate  i n  synchronism with the  s e l e c t e d  
There are t h r e e  possible  cond i t ions  f o r  A 6  and A 7 :  
If both are rese t ,  n e i t h e r  r e l a y  ope ra t e s  
The waveforms f o r  1, 2 and 4 sub- 
4, Power Supply: 
The power supply f o r  t he  demultiplexer is a packaged pow-.r supply, 
Techcipower Model F-5.1-3.0 t h a t  provides 3 amps a t  +5 V dc from t h e  
117 v o l t ,  s i n g l e  phase, 60 Hz l i ne .  
fuse  are used f o r  over voltage p ro tec t ion  of t h e  c i r c u i t r y .  
A h i g h p e r  zener diode and a l i n e  
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111-1 
5. Interconnect ions 
The  deniul t i p l e x e r  interconnect ions are made by point-to-point wiring 
between the  pc board re'ceptacles and t o  a l l  o t h e r  points.  The i n t e r -  
connections are shown schematical1.y i n  Figure 11-31. 
111. MECHANlCAL CONSTRUCTION 
A .  MULTIPLEXER 
The mult iplexer  is packaged i n  a welded aluminum caL,e with outs ide 
dimensions of 10.58 i n .  long, 5.88 in .  wide, and 6.18 in .  high. 
displaced volume is approximately 35C, CU. i n .  and i t  weighs approximately 
10 Y+ l b .  
Its t o t a l  
The mounting hole  p a t t e r n  i s  a 6-in. by 8-in. rectangle. 
A t op  view of the  multiplexer with t h e  cover removed is  shown i n  
Figure 111-1, Four of t h e  plug-in modules are i n  f ixed  pos i t i ons  and 
contain the power supply, A 1 4 ,  t h e  sync code generator  OR ga t e s ,  A13, 
t h e  sync codt! generator ,  A12, and the  sequence generator  A l l ,  and are 
plugged i n t o  514, J13, 512, and Jll, r e spec t ive ly ,  of t he  mother board. 
The remaining r ecep tac l e s  i n  the  mother boards, J1 through J10, can each 
have a dual 1 subchannel, a d u a l  2 subchannel, or a dual 4 subchannel 
switch plug-in module i n s t a l l e d  i n  pos i t i ons  A 1  through A 1 0  respect ively.  
The channel numbers assoc ia ted  w i t h  each pos i t i on  are: A l ,  19 and 20; 
A Z ,  17 and 18; A 3 ,  15 and 16; Ab, 13 and 1 4 ;  A 5 ,  11. and 12; A6, 9 and 10; 
k 7 ,  T: and 8; ~ 8 ,  5 and 6 ;  Ag, 3 and 4; and A10, 1 Lnd 2. Since the  dual 
subchannel plug-ins a r e  interchangeable,  any two channels can have two, 
four ,  ox' e i g h t  subchannels time multiplexed on t h e i r  outputs  as des i r ed  
with the  plug-ins ava i l ab le .  
Each channel w i l l ,  a s  described above, time multiplex onto its output 
subchannel i n p u t  s i g n a l s  ranging i n  frequency from dc t o  3,000 He and i n  
voltage l e v e l  from +2.5 v o l t s  t o  -2.5 v o l t s  (5 v o l t s  peak-to-peak) w i t h  
r e spec t  t o  s i g n a l  common. 
B. DEMULTIPLEXER 
The demultiplexer is constructed on a l7-in.  long, 8-in. wide by 
2-in. deep aluminum chassis .  The aluminum f r o n t  panel is a s tandard 
8 3/4-in. panel f o r  a lg-in.  rack. 
packaged power supply and a card cage. 
a c h a s s i s  cutout  and a l l  interconnect ing wires,  except those t o  t h e  
f r o n t  panel switches,  are run i n s i d e  the  chassis .  The p r in t ed  ci,.cuit 
card r ecep tac l e s  are o f f s e t  i n  t h e  card guides t o  prevent r e v e r s a l  of 
the  cards  i n  t h e  receptacles .  
Mounted on t o p  of the  c h a s s i s  is a 
The card cage is rnounted over 
A 10 
A9 ' 
I A8 
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Figure 111-2 i s  a rear view of the  demultiplexer.  Input  connector 
57 and output connector 58 a r e  loca t ed  on the  r e a r  of the C h a E i s i G  along 
with input  power connector 56 and the fuse  holder. 
The card cage w a s  designed with an  extra pos i t i on  used t o  s t o r e  t h e  
extender card necessary f o r  any trouble-shooting of the  plug-in boards. 
The sync code s h i f t  r e g i s t e r  and clock regenerator  board P1 pluga 
The channel decoder board P3 plugs i n t o  J3 and 
i n t o  J1. The sync code s h i f t  r e g i s t e r  and decoder boarcLs PZA and P2B 
plug i n t o  J2A and JZB.  
t he  sequence generator  P4 plugs i n t o  54. 
The th ree  channel demultiplexer switches,  PTA, P5B, and P5C, are 
interchangeable and plug i n t o  J5A, J 5 B  and J 5 C .  The above switches d r i v e  
an  a r r a y ' o f  s i x  DPDT r e l a y s  mounted on a p r in t ed  c i r c u i t  board under the  
chassis .  These r e l a y s  are the  a c t u a l  s i g n a l  decommutating switches. 
I V .  APPLICATIONS CONSIDERATIONS 
A ,  MULTIPLEXER 
There are two th ings  t h a t  muat be considered when using the  m u l t i -  
plexer. The f i r s t  is t h a t  the  capacitance of t he  cable used t o  connect 
t he  senso r s  t o  t h e  mult iplexer  w i l l  a l t e r  the  frequency response by 
a l t e r i n g  the  apparent i npu t  impedance f o r  va r ious  frequencies.  A s  an 
example, i f  a cable  has  30 picofarads per f o o t  between t h e  s i g n a l  lead 
and the  s i g n a l  common, and thc re  i s  t e n  f e e t  of cable  between the  sensor 
and the  mult iplexer ,  t he  shunt capacitance w i l l  b e  30C picofarads.  The 
equivalent  impedance at. 1500 Hz is  353kohms. 
impedance of t he  sensor  only 78 k ohms. 
f o r  f requencies  c lose  t o  dc w i l l  still  be 100 k ohms. The longer the  
cable o r  the more capacitance per  foot  from t h e  s i g n a l  l e a d  t o  t h e  common 
lead, the  more pronounced t h i s  e f f e c t  w i l l  be. 
This makes the  apparent 
The impedance a t  the  sensor  
The second considerat ion i n  the  use of t h e  multiplexer is grounding. 
Any current  flowing i n  the  s i g n a l  input common w i l l  produce a voltage 
a t  t h e  s i g n a l  input  t h a t  w i l l  look l i k e  a &pal t o  the  multiplexer.  
This  e f f e c t  showed up s e v e r a l  times during t e s t i n g  of the multiplexer.  
During v i b r a t i o n  t e s t i n g  a 5 m i l l i v o l t  o f f s e t  w a s  generated by c u r r e n t s  
between the  shaker and t h e  o t h e r  t e s t  equipment. However, t he  l a r g e s t  
effect  encountered was only about 25 m i l l i v o l t s  o r  1% of the  2.5 v o l t  
peak s ignal .  
B. DEMULTIPLEXER 
The demultiplexer c h a s s i s  i s  connected t o  s i g n a l  ground thrclugh 
the  p ro tec t ive  zener diode. I f  t tis produces grounding problems i n  use, 
i t  should be i s o l a t e d  with appropriate  hardware. 
IV-2 
The demultiplexer is s e n s i t i v e  t o  noise  sp ikes  on the  sync code 
i npu t .  The e f f e c t  of t h e  noise sp ikes  is  f o r  t h e  demultiplexer to  
lose  sync. I t  may be necessary t o  use a low pass f i l t e r  on the  sync 
code input .  
